

LH53V4000

CMOS 4M (512K × 8/256K × 16)
Mask-Programmable ROM

FEATURES

- 524,288 words × 8 bit organization (Byte mode)
262,144 words × 16 bit organization (Word mode)
- Access times:
200 ns (MAX.) at $3.0\text{ V} \leq V_{CC} < 4.5\text{ V}$
100 ns (MAX.) at $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$
- Power consumption:
Operating:
108 mW (MAX.) at $3.0\text{ V} \leq V_{CC} \leq 3.6\text{ V}$
225 mW (MAX.) at $3.6\text{ V} < V_{CC} < 4.5\text{ V}$
412.5 mW (MAX.) at $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$
Standby: 550 μA (MAX.)
- Static operation
- Three-state outputs
- Wide range power supply: 3.0 V to 5.5 V
- Packages:
40 pin, 600-mil DIP
40 pin, 525-mil SOP
48 pin $12 \times 18\text{ mm}^2$ TSOP (Type I)

DESCRIPTION

The LH53V4000 is a 4M-bit mask-programmable ROM organized as $524,288 \times 8$ bits (Byte mode) or $262,144 \times 16$ bits (Word mode) that can be selected by $\overline{\text{BYTE}}$ input pin. It is fabricated using silicon-gate CMOS process.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP and SOP Packages




Figure 2. Pin Connections for TSOP Package




Figure 3. LH53V4000 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A ₋₁ - A ₁₇	Address input	1
D ₀ - D ₁₅	Data output	1
BYTE	Byte/word mode switch	1
CE	Chip enable input	

SIGNAL	PIN NAME	NOTE
OE	Output enable input	
V _{CC}	Power supply (+5 V)	
GND	Ground	

NOTE:

- The D₁₅/A₋₁ pin becomes LSB address input (A₋₁) when the BYTE pin is set to be LOW in byte mode, and data output (D₁₅) when set to be HIGH in word mode.

TRUTH TABLE

$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{BYTE}}$	DATA OUTPUT		ADDRESS INPUT		SUPPLY CURRENT	NOTE
			D ₀ - D ₇	D ₈ - D ₁₅	LSB	MSB		
H	X	X	High-Z	High-Z	–	–	Standby	1
L	H	X	High-Z	High-Z	–	–	Operating	1
L	L	H	D ₀ - D ₇	D ₈ - D ₁₅	A ₀	A ₁₇	Operating	
L	L	L	D ₀ - D ₇	High-Z	A ₁	A ₁₇	Operating	

NOTES:

1. X = H or L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	–0.3 to +7.0	V
Input voltage	V _{IN}	–0.3 to V _{CC} + 0.3	V
Output voltage	V _{OUT}	–0.3 to V _{CC} + 0.3	V
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	–65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	3.0	–	5.5	V

DC CHARACTERISTICS (V_{CC} = 3.0 V to 5.5 V, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input 'High' Voltage	V _{IH}		0.8 × V _{CC}	V _{CC} + 0.3	V	
Input 'Low' Voltage	V _{IL}		–0.3	0.4	V	
Output 'High' Voltage	V _{OH}	I _{OH} = –100 μA	0.8 × V _{CC}		V	
Output 'Low' Voltage	V _{OL}	I _{OL} = 400 μA		0.4	V	
Input leakage current	I _{LI}	V _{IN} = 0 V, V _{CC}		10	μA	
Output leakage current	I _{LO}	V _{OUT} = 0 V, V _{CC}		10	μA	1
Operating current	I _{CC1}	t _{RC} = 100 ns		75	mA	2
	I _{CC2}	t _{RC} = 200 ns		50	mA	3
	I _{CC3}	t _{RC} = 200 ns		30	mA	4
Standby current	I _{SB1}	$\overline{\text{CE}} = V_{IH}$		3	mA	
	I _{SB2}	$\overline{\text{CE}} = V_{CC} - 0.2 \text{ V}$		100	μA	
Input Capacitance	C _{IN}	f = 1 MHz		10	pF	
Output Capacitance	C _{OUT}	T _A = 25°C		10	pF	

NOTES:

1. $\overline{\text{CE}}/\overline{\text{OE}} = V_{IH}$
2. 4.5 V ≤ V_{CC} ≤ 5.5 V, outputs open
3. 3.6 V < V_{CC} < 4.5 V, outputs open
4. 3.0 V ≤ V_{CC} ≤ 3.6 V, outputs open

AC ELECTRICAL CHARACTERISTICS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	3.0 V ≤ V _{CC} < 4.5 V		4.5 V ≤ V _{CC} ≤ 5.5 V		UNIT	NOTES
		MIN	MAX	MIN	MAX		
Read cycle time	t _{RC}	200		100		ns	
Address access time	t _{AA}		200		100	ns	
Chip Enable access time	t _{ACE}		200		100	ns	
Output Enable delay time	t _{OE}		120		55	ns	
Output hold time	t _{OH}	10		5		ns	
CE to output in High-Z	t _{CHZ}		100		40	ns	1
OE to output in High-Z	t _{OHZ}						

NOTE:

1. This is the time required for the outputs to become high-impedance.

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.4 V to (0.8 x V _{CC}) V
Input rise/fall time	10 ns
Input/output reference level	1.5 V
Output load condition	1TTL + 100 pF

CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V_{CC} pin and the GND pin.




Figure 4. Byte Mode ($\overline{BYTE} = V_{IL}$)






Figure 5. Word Mode ($\overline{BYTE} = V_{IH}$)


PACKAGE DIAGRAMS



40-pin, 600-mil DIP



40-pin, 525-mil SOP



48-pin, 12 × 18 mm² TSOP (Type I)

ORDERING INFORMATION

